Maximizing power device yield with in situ trench depth measurement

EXECUTIVE OVERVIEW

Many power devices rely on a silicon trench technology for operation. This article discusses the importance of trench depth control, provides examples of various trench etch applications, and evaluates a technique for in situ depth monitoring. Finally, the implications of these techniques on device yield are considered.

Power handling is a pervasive area of the semiconductor industry with power devices present in everyday products such as PCs, PDAs, automobiles, handsets, and white goods.

For several types of power semiconductors, significant advantages in device performance can be achieved by the use of a silicon trench technology.

In the case of a trench MOSFET power device, the feedback capacitance, $C_{pg}$, between the gate and drain regions largely determines the device switching speed [1]. The larger $C_{pg}$ becomes, the longer it takes to switch charge, and the slower the device becomes, leading to intolerable losses for devices designed to operate at high frequency. The gate polysilicon and the drain silicon form the capacitor. Theoretically, the best devices are made when the trench is narrow and extends just beyond the p-n interface.

The ultimate trench width is governed by the photolithographic capabilities of the specific manufacturer and the compatibility with subsequent processing steps. The position of the p-n junction can be accurately controlled during ion implantation. This leaves trench depth control as the major factor involved in minimizing $C_{pg}$, and it is the most critical parameter to control during the etching of silicon trenches. Other parameters to control include the smoothness of the trench sidewall (which minimizes the gate leakage current), the sidewall profile (for successful filling with polysilicon while avoiding 'key hole' voids), and trench bottom rounding.

Dave Thomas, Aviza Technology Inc., Newport, Wales, UK

Chemistry and plasma source

Table 1 summarizes various chemistries that may be used for etching trenches in silicon. Aviza uses the SF$_6$/O$_2$ approach for trench etching for power devices. This approach relies on balancing etching reactions between F-atoms and the silicon substrate (to form SiF$_4$ by-products) with sidewall passivation due to the interaction of the etched silicon sidewall with oxygen in the plasma (to produce SiO$_2$). Where required (mainly for deep structures), additional sidewall protection can be achieved by adding CF$_4$ or SiF$_4$ into the process gas mix.

Figure 1 shows a broad range of typical silicon trenches that are required for power device production. Each trench is characterized by having a smooth sidewall with a slightly tapered (~89° profile) and a rounded bottom section. The silicon etch rates for these processes are in the range of 2.2–3.6μm/min, delivering throughputs of 20–33wph per inductively coupled plasma (ICP) process module. Within-wafer etch rate uniformities are typically in the range ±1.0–2.5% (max-min/2σ mean). Additional details regarding the process parameters that influence the etch rate uniformity, trench bottom rounding, sidewall angle, and CD loss can be found in a separate article [7].

<table>
<thead>
<tr>
<th>Chemistry</th>
<th>Silicon etch rate</th>
<th>Mask selectivity</th>
<th>Sidewall smoothness</th>
<th>Hardware requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>NH$_3$ based</td>
<td>Low</td>
<td>High</td>
<td>Good</td>
<td>Standard</td>
</tr>
<tr>
<td>Cl$_2$ based</td>
<td>Low</td>
<td>High</td>
<td>Poor</td>
<td>Requires fast gas switching</td>
</tr>
<tr>
<td>SF$_6$/O$_2$/Ar [9]</td>
<td>High</td>
<td>Medium</td>
<td>Good</td>
<td>Stable</td>
</tr>
<tr>
<td>SF$_6$/CsF$_4$/Bosch [8]</td>
<td>High</td>
<td>High</td>
<td>Poor</td>
<td>Requires fast gas switching</td>
</tr>
</tbody>
</table>

Table 1. Comparison of approaches for etching silicon trenches

<table>
<thead>
<tr>
<th>Width (μm), aspect ratio</th>
<th>1.0, 2:1</th>
<th>0.5, 4:1</th>
<th>1.5, 4:1</th>
<th>0.6, 8:1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Etch rate (μm/min)</td>
<td>2.2</td>
<td>2.6</td>
<td>3.6</td>
<td>2.7</td>
</tr>
<tr>
<td>Wph per chamber</td>
<td>~30</td>
<td>~33</td>
<td>~26</td>
<td>~20</td>
</tr>
</tbody>
</table>

Figure 1. Examples of typical trenches required for production of power devices.
The market for power devices

According to a report from market research firm Yole Development (Power 2006: Analysis of advanced technologies and related markets for power devices), the power devices market was valued at $22.6B in 2005 and is set to reach $39.5B by 2008. Water consumption in 2004 for all power devices was 41.2M (in water equivalents) and currently represents ~10% of the total water consumed by the semiconductor industry. The most common discrete components are power MOSFETs, accounting for ~35% of the discrete market. The timeline above, courtesy of Yole Development, shows the emerging technology roadmap for power device production.

www.solid-state.com  April 2007  Solid State Technology 49
process by assuming an etch time for the latter stages.

It turns out that trenches deeper than ~15\(\mu\)m are difficult to etch with the \(\text{SF}_6/\text{O}_2\) approach due to breakdown of the passivated sidewall near the top of the trench—this can be the case even when additional passivation gases (such as \(\text{CF}_4\)) are introduced. For this reason, deep trenches for power devices are also starting to be etched using the Bosch gas-switched approach. Figure 3 is an example of etching to a depth of 70\(\mu\)m using this technique. Scalloping of the sidewall (a natural consequence of the Bosch approach) may be minimized by increasing the switch times and limiting the net etch rate. In any case, scalloping tends to be restricted to the upper portions of high aspect trenches like these (<5\(\mu\)m depth, in this case).

### Trench depth repeatability

IEPDM allows the silicon trench etch to be terminated at a preprogrammed depth. The process time is allowed to 'float' to the point at which the required depth is achieved and provides for the following: 1) automatic compensation for etch rate variations introduced by the process chamber condition; 2) automatic compensation for etch rate variations introduced by the wafer condition; 3) minimizing the number of sacrificial test wafers normally required in production; 4) minimizing development effort on new products; and 5) improving the trench depth repeatability.

The ability of IEPDM to actively control etch depth is shown in Table 2. Good correlation is achieved between the targeted and the actual etch depths. There were no process changes for these wafers—only changes to the IEPDM depth set-point. All depth measurements were by ex situ atomic force microscopy (AFM).

Figure 4 shows trench depths measured by AFM across 10 wafers processed consecutively. The data for the timed etches shows a marked instability, particularly for the first few wafers processed, and results in a wafer-to-wafer uniformity of >±4\% (max-min/2x mean). In contrast, the trenches monitored by IEPDM have a more consistent trench depth even across the first few wafers and return a wafer-to-wafer uniformity of <±1\%. The variability of the timed etches could be due to many factors including gradual conditioning of the plasma chamber, changes to the temperature of chamber furniture, or effects introduced by variability on wafer. In a sense, the root cause does not matter because the interferometer is able to compensate for these variations via the 'floating' etch time.

Figure 5 shows endpoint times measured during the etching of multiple wafers and batches. Figure 5a is for wafers etched to a target depth of 1.5\(\mu\)m. The actual depths of these trenches have not been measured.

However, the spread in endpoint times—the process times that correspond to a fixed trench depth of 1.5\(\mu\)m as given by the IEPDM system—can be used to assess the variation in depths that would result if the etches were simply timed.

Batch #1 produces a uniformity of endpoint times of ±3.2\% (max-min/2x mean). When all batches from Fig. 5a are included, the uniformity is ±4.0\%. These numbers are fairly typical of most timed etches. High-etch rate processes like these are more likely to suffer wafer-to-wafer variability due to hardware limitations on the system (such as the finite times taken for RF matching and the ability to switch off RF supplies at precise times).

Generally speaking, there is a trend toward shorter endpoint times as each cassette of wafers is processed, presumably due to gradual conditioning effects of the process chamber and/or temperature changes as each wafer is processed. The fact that the data for the four batches are roughly superimposed signifies that there is no memory effect of the conditioning or temperature change over the time taken to remove one batch of wafers and load another (typically 5–6 min. in this case).

Figure 5b is for etches for a target depth of 5.5\(\mu\)m. Similar trends are seen for wafers and processes, but in this case, there is a more significant first wafer effect. The uniformity for the 11 wafers of Batch #1 is ±2.0\%.

| Table 3. | IEPD results on multiple power product types |
|---|---|---|---|---|---|---|
| Product type | # of wafers | Process | IEPD end-point setting | Target depth (\(\mu\)m) | Average water center depth (\(\mu\)m) | Center depth variation, 10 (\(\mu\)m) |
| #1 | 10 | Constant | Constant | 1.550 | 1.545 | 0.001 (0.7\%) |
| #2 | 10 | Constant | Constant | 1.550 | 1.545 | 0.001 (0.7\%) |
| #3 | 10 | Constant | Constant | 1.550 | 1.545 | 0.001 (0.7\%) |
| #4 | 10 | Constant | Constant | 1.550 | 1.545 | 0.001 (0.7\%) |

continued on page 80
All of the examples in Fig. 4 are well-matched between references and mask images. Therefore, we can expect no false defect detections, while defects that are detected will be stable during the sensitivity evaluation.

Detectability and printability of programmed defects. Figure 5a shows the detectability and printability summary of five inspection runs on Qz bump defects. Figure 5b illustrates the summary for Cr residue defects. The graph shows the results for all defect categories on all four basic design patterns indicated at the top of the column. The defect design size is indicated in the left-most column. The colored box in each cell denotes 100% detection and the listed value indicates the percentage detection out of the five inspection runs. Red horizontal lines indicate the boundary for >10% CD change as confirmed by AIMS analysis, and blue dotted lines indicate where defects would cause >5% CD change simulated at the wafer scale.

The results described above imply that all 120° Qz bumps or Cr residue defects that cause 10% CD error as defined by AIMS analysis were detected by the KLA576 two-layer database transmitted light inspection. While the detection capability of edge-type Qz defects for categories #2 and #3 is relatively easy compared to that for categories #1 or #4, it can be said that the detectability is too high on these categories and the same thing is confirmed on all categories of Cr residue defects. Further development of defect disposition methodology is expected for these defect categories.

Conclusion

We have successfully inspected a production-like 65mm node CPL logic gate pattern that has a full tri-tone design. It was confirmed that good defect detectability is possible using KLA-Tencor's two-layer database inspection technology. The data preparation system successfully handled two-layer databases, and the rendering system created a tri-tone database image. Light calibration and pre-swath calibration produced a processed reference image that is well-matched to the mask image at the higher region and the chrome SRAF. The TeraScan two-layer database inspection detection capability of 10% CD change on the wafer caused by defects was confirmed by AIMS analysis with a very low false defect detection rate.

Acknowledgments

The author would like to thank Cikashi Ito of KLA-Tencor/Japan and John Miller and Larry Zabriskie of KLA-Tencor for their technical support in evaluating the analysis of inspection results. The author also thanks Kouichirou Kojima, Hidemichi Imai, Hiroyuki Hashimoto, and Shigehi Sasaki of DNP for their technical support of the CPL mask fabrication, inspection data analysis, and AIMS data analysis.

CPL is a trademark of ASML MaskTools. AIMS is a trademark of Carl Zeiss. AR8 is a product name of HOYA.

Reference


YASUTA KAWA received his BS in chemical engineering from Tokushima U, and is a senior expert in the Electronic Device Lab at Dai Nippon Printing Co. Ltd., 2-2-1 Fukuoka, Fujimino, Saitama 356-8507, Japan; ph 81/492-78-1687, e-mail morikawa_y@mail.micro.dnp.co.jp.

Maximizing power device yield continued from page 60

Fast development on varying product types

Table 3 summarizes the results of using IEPD on five different power product types from one customer that have different exposed areas, trench sizes, and device layouts. The mask type and thickness were held constant, as were the process conditions and the IEPD settings.

Timed etches are incapable of delivering the depth repeatability required for robust power device manufacturing because changing chamber conditions cause process time variability. To meet trench depth repeatability requirements, analytical tools need to be integrated onto the etch chamber that can directly measure or compute the etch depth in real time. Test results show that interferometric endpoint detection is capable of fast trench etch development without extensive processing of test wafers.

This data was gathered over a one-week period that was interspersed with routine production. Trench depths were measured by APM. The tight distribution of center depths across the 50 wafers and five product types demonstrates that IEPD is capable of fast trench etch development without the need for extensive processing of test wafers.

Conclusion

Silicon trench etching is a critical step in the manufacture of a range of power devices. Timed etches are incapable of delivering the required depth repeatability due to a range of factors such as chamber conditions varying the process time required for every wafer. IEPD eliminates etch time as a process variable, and is capable of delivering the trench depth control required to maximize device yield and minimize costs.

References


DAVE THOMAS received his BSc Hons in chemistry, his MSc in surface chemistry, and his PhD from the U. of Bristol, UK, for studies of complex reactions in plasma etching and PECVD processes. He was a research associate for Philips Semiconductors and spent five years at Nortel Networks as a principal research engineer. In 1994, he joined Aviza Technology (as Electrotech), where he has held PVD process engineering and customer support positions. He is currently marketing manager for etch products at Aviza Technology Ltd., Ringland Way, Newport, Wales, NP18 2TA, UK; ph 44/0-1633-414000, e-mail dave.thomas@avizatechnology.com.